Skip to content
#

hdl-coding

Here is 1 public repository matching this topic...

This repository contains Verilog HDL implementations of Half Adders, Full Adders, and 4-bit Adders, designed at three different abstraction levels: Gate Level, Dataflow Level, and Behavioral Level. These designs are fundamental to digital electronics, and this project showcases the versatility of Verilog in modeling and simulating digital circuits.

  • Updated Aug 24, 2024
  • Verilog

Improve this page

Add a description, image, and links to the hdl-coding topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the hdl-coding topic, visit your repo's landing page and select "manage topics."

Learn more