Skip to content
View oaltinay's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report oaltinay

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. riscv-gcc riscv-gcc Public

    Forked from sifive/riscv-gcc

    Fork to add RISC-V specific GCC built-in functions and machine descriptions for extended instructions for ASCON cryptography algorithm.

    C

  2. riscv-isa-sim riscv-isa-sim Public

    Forked from riscv-software-src/riscv-isa-sim

    Fork to add extended RISC-V instructions to Spike, a RISC-V ISA Simulator, for ASCON cryptography algorithm. Counts clock cycles of the new instructions and simulates for a RISC-V processor.

    C

  3. ascon ascon Public

    Implements ASCON Cryptography algorithm for a RISC-V processor which is extended with custom instructions for ASCON.

    C 2 1

  4. riscv-binutils-gdb riscv-binutils-gdb Public

    Forked from sifive/riscv-binutils-gdb

    Fork to add RISC-V extended instructions for ASCON cryptography algorithm.

    C

  5. CppND-Memory-Management-Chatbot CppND-Memory-Management-Chatbot Public

    Makefile 1