-
Updated
Mar 17, 2017 - C++
branch-predictor
Here are 29 public repositories matching this topic...
Implementation and evaluation of Pentium_m, GShare, One_bit, Bimode & Perceptron branch predictors within the Xeon X5550 Gainestown Nehalem microarchitecture
-
Updated
Jul 31, 2023 - C
C++ based implementation of the VPC indirect branch prediction algorithm.
-
Updated
Dec 7, 2017 - C++
Computer Architecture Assignments (HY425) [winter semester of 2023].
-
Updated
Jan 13, 2024 - C++
The WIOM: A RV32IM In-Order pipelined cpu with no cache and a naive branch predictor.
-
Updated
Jun 23, 2023 - C
This repository contains code for various branch predictors. These were written as part of a classroom exercise for the CS810: Advanced Computer Architecture course at IIT Dharwad.
-
Updated
Aug 25, 2023 - C
Branch prediction using branch correlations. Made as part of the course Data-driven Program Analysis (CS686)
-
Updated
Jun 1, 2018 - C++
Project done as a course-project for CS422 (Computer Architecture) at IIT Kanpur, in April-March 2015, under guidance of prof. Mainak Chaudhuri. Idea is to implement the popular perceptron based branch predictors for different memory limits and evaluate the performance on CBP-2014 kit. Also try to explain the performance result.
-
Updated
Sep 17, 2015 - TeX
Simulation of a bimodal two-level single branch/jump predictor, implemented in Python, for High Performance Processors (2022-23).
-
Updated
Oct 20, 2022 - Python
C++ Macro definitions for easy branch hinting.
-
Updated
Nov 6, 2018 - C++
Processor RISC-V and application
-
Updated
Aug 30, 2024 - C
Educational project aimed at evaluating the effectiveness of different correlating branch predictors on benchmarks
-
Updated
Jun 9, 2023 - Java
Spectre attack variant 1 is used here to extract an image data buffer from a program. The output image data is then decoded and median filters are applied to remove the hot pixels in the output image. Here I have included files for RGB and base64 format.
-
Updated
Jul 21, 2020 - C++
MIPT-V Pipeline Flowchart Visualizer
-
Updated
Jun 25, 2022 - CSS
Design and development of a complete RISC CPU with: five stage pipeline, forwarding, automatic hazard detection, BTB using LRU policy replacement, four-cycle hardware multiplier.
-
Updated
Dec 10, 2019 - VHDL
-
Updated
May 25, 2018 - C++
Improve this page
Add a description, image, and links to the branch-predictor topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the branch-predictor topic, visit your repo's landing page and select "manage topics."