forked from KiCad/Capacitors_THT.pretty
-
Notifications
You must be signed in to change notification settings - Fork 0
/
C_Axial_D16_L40_P48.kicad_mod
39 lines (39 loc) · 2.12 KB
/
C_Axial_D16_L40_P48.kicad_mod
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
(module C_Axial_D16_L40_P48 (layer F.Cu) (tedit 54F0ECCD)
(descr "Axial Electrolytic Capacitor Diameter 16mm x Length 40mm, Pitch 48mm")
(tags "Electrolytic Capacitor")
(fp_text reference REF** (at 24 -9.3) (layer F.SilkS)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_text value C_Axial_D16_L40_P48 (at 24 9.3) (layer F.Fab)
(effects (font (size 1 1) (thickness 0.15)))
)
(fp_line (start 10 8) (end 44 8) (layer F.SilkS) (width 0.15))
(fp_line (start 9 8) (end 4 8) (layer F.SilkS) (width 0.15))
(fp_line (start 9 -8) (end 4 -8) (layer F.SilkS) (width 0.15))
(fp_line (start 44 -8) (end 10 -8) (layer F.SilkS) (width 0.15))
(fp_line (start 44 8) (end 44 -8) (layer F.SilkS) (width 0.15))
(fp_line (start 43 -8) (end 43 8) (layer F.SilkS) (width 0.15))
(fp_line (start 4 8) (end 4 -8) (layer F.SilkS) (width 0.15))
(fp_line (start 10 8) (end 10 7) (layer F.SilkS) (width 0.15))
(fp_line (start 10 7) (end 9 7) (layer F.SilkS) (width 0.15))
(fp_line (start 9 7) (end 9 8) (layer F.SilkS) (width 0.15))
(fp_line (start 9 -8) (end 9 -7) (layer F.SilkS) (width 0.15))
(fp_line (start 9 -7) (end 10 -7) (layer F.SilkS) (width 0.15))
(fp_line (start 10 -7) (end 10 -8) (layer F.SilkS) (width 0.15))
(fp_line (start 44 0) (end 47 0) (layer F.SilkS) (width 0.15))
(fp_line (start 4 0) (end 1 0) (layer F.SilkS) (width 0.15))
(fp_line (start 38.5 0) (end 41 0) (layer F.SilkS) (width 0.15))
(fp_line (start 6 0) (end 8 0) (layer F.SilkS) (width 0.15))
(fp_line (start 7 1) (end 7 -1) (layer F.SilkS) (width 0.15))
(fp_line (start -1 -8.3) (end 49 -8.3) (layer F.CrtYd) (width 0.05))
(fp_line (start 49 -8.3) (end 49 8.3) (layer F.CrtYd) (width 0.05))
(fp_line (start 49 8.3) (end -1 8.3) (layer F.CrtYd) (width 0.05))
(fp_line (start -1 8.3) (end -1 -8.3) (layer F.CrtYd) (width 0.05))
(pad 1 thru_hole rect (at 0 0) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.SilkS))
(pad 2 thru_hole circle (at 48 0) (size 1.5 1.5) (drill 1) (layers *.Cu *.Mask F.SilkS))
(model Capacitors_ThroughHole.3dshapes/C_Axial_D16_L40_P48.wrl
(at (xyz 0.944882 0 0))
(scale (xyz 1 1 1))
(rotate (xyz 0 0 180))
)
)