Skip to content

Latest commit

 

History

History
57 lines (33 loc) · 1.45 KB

README.md

File metadata and controls

57 lines (33 loc) · 1.45 KB

MIPS Single-Cycle Multi-Cycle Implementation

Single-Cycle and Multi-Cycle implementation of a subset of MIPS instruction set.

An impplementation of 16-bit MIPS ISA, written in Verilog 2005 (IEEE Standard 1364-2005).

Table of Contents

Instructions

R-Type

15 .. 12 11 .. 9 6 .. 8 5 .. 3 2 .. 0
opcode source 1 source 2 destination function

Instructions include: add, sub, and, or, xor, nor, slt

I-Type

15 .. 12 11 .. 9 6 .. 8 5 .. 0
opcode register 1 register 2 immediate

Instructions include: addi, andi, ori, subi, lhw, shw, beq, bne, blt, bgt

J-Type

15 .. 12 11 .. 0
opcode jump address

Instructions include: jmp

How It Works

Each module is located in its own file.

The single-cycle implementation closely but not entirely follows the below data path from the book Computer Organization, Design, and Architecture:

single-cycle

The multi-cycle implementation closely but not entirely follows the below data path:

multi-cycle

The finite state machine for the control unit of the multi-cycle implementation is something like this:

multi-cycle

See Also

MIPS ISA