-
Notifications
You must be signed in to change notification settings - Fork 0
/
vivado_23880.backup.log
85 lines (82 loc) · 7.89 KB
/
vivado_23880.backup.log
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun 2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun 3 12:00:54 MDT 2016
# Start of session at: Mon Jan 06 05:49:54 2020
# Process ID: 23880
# Current directory: C:/Users/zjd/police
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4492 C:\Users\zjd\police\police.xpr
# Log file: C:/Users/zjd/police/vivado.log
# Journal file: C:/Users/zjd/police\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zjd/police/police.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/shuziluoji/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 760.930 ; gain = 130.781
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 06 11:19:51 2020...
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan 06 05:50:10 2020] Launched synth_1...
Run output will be captured here: C:/Users/zjd/mmm/mmm.runs/synth_1/runme.log
[Mon Jan 06 05:50:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/zjd/mmm/mmm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
****** Xilinx hw_server v2016.2
**** Build date : Jun 2 2016-16:57:03
** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 1096.266 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292709808A
set_property PROGRAM.FILE {C:/Users/zjd/mmm/mmm.runs/impl_1/MP3.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution:
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/zjd/mmm/mmm.runs/impl_1/MP3.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution:
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files -fileset blk_mem_gen_1 C:/Users/zjd/mmm/mmm.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci
INFO: [Project 1-386] Moving file 'C:/Users/zjd/mmm/mmm.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci' from fileset 'blk_mem_gen_1' to fileset 'sources_1'.
file delete -force C:/Users/zjd/mmm/mmm.ip_user_files/ip/blk_mem_gen_1 C:/Users/zjd/mmm/mmm.ip_user_files/sim_scripts/blk_mem_gen_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Jan 06 05:58:15 2020] Launched synth_1...
Run output will be captured here: C:/Users/zjd/mmm/mmm.runs/synth_1/runme.log
[Mon Jan 06 05:58:15 2020] Launched impl_1...
Run output will be captured here: C:/Users/zjd/mmm/mmm.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/zjd/mmm/mmm.runs/impl_1/MP3.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution:
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 06 06:21:26 2020...